## 4-BIT MICROCONTROLLER

Table of Contents--
GENERAL DESCRIPTION ..... 2
FEATURES ..... 2
PIN CONFIGURATION ..... 3
PIN DESCRIPTION ..... 4
BLOCK DIAGRAM ..... 5
FUNCTIONAL DESCRIPTION ..... 6
ABSOLUTE MAXIMUM RATINGS .....  31
DC CHARACTERISTICS ..... 32
AC CHARACTERISTICS ..... 33
PAD ASSIGNMENT \& POSITIONS ..... 33
TYPICAL APPLICATION CIRCUIT ..... 35
INSTRUCTION SET TABLE ..... 36
PACKAGE DIMENSION ..... 84

## GENERAL DESCRIPTION

The W741L250 is a high-performance 4-bit microcontroller ( $\mu \mathrm{C}$ ) that provides an LCD driver. The device contains a 4-bit ALU, two 8 -bit timers, a divider, a $24 \times 4$ LCD driver, and five 4 -bit I/O ports (including 1 output port for high sink current). There are also five interrupt sources and 8 -level subroutine nesting for interrupt applications. The W741L250 operates on very low voltage and very low current and has two power reduction modes, hold mode and stop mode, which help to minimize power dissipation.
The W741L250 is suitable for handheld games, watches, clocks, speech synthesis LSI controllers, and other products.

## FEATURES

- Operating voltage: 1.2 V to 1.8 V (LCD drive voltage: 3.0 V or 4.5 V )
- Operating frequency up to 1 MHz
- Crystal/RC oscillation circuit selectable by code option for system clock
- Only low-frequency clock ( 32.768 KHz ) for crystal mode
- Memory
$-2048 \times 16$ bit program ROM (including $2 \mathrm{~K} \times 4$ bit look-up table)
$-128 \times 4$ bit data RAM (including 16 working registers)
$-24 \times 4$ LCD data RAM
- 21 input/output pins
- Ports for input only: 2 ports/8 pins
- Input/output ports: 2 ports/8 pins
- Port for output only: 1 port /4 pins (high sink current)
- MFP output pin: 1 pin (MFP)
- Power-down mode
- Hold function: no operation (except for oscillator)
- Stop function: no operation (including oscillator)
- Five types of interrupts
- Three internal interrupts (Divider 0, Timer 0, Timer 1)
- Two external interrupts (Port RC and INT pin)
- LCD driver output
- 24 segment $\times 4$ common
- Static, $1 / 2$ duty ( $1 / 2$ bias), $1 / 3$ duty ( $1 / 2$ or $1 / 3$ bias), $1 / 4$ duty ( $1 / 3$ bias) driving mode can be selected
- LCD driver output pins can be used as DC output port by code option
- MFP output pin
- Output is software selectable as modulating or nonmodulating frequency
- Works as frequency output specified by Timer 1
- Built-in 14-bit clock frequency divider circuit
- Two built-in 8-bit programmable countdown timers
- Timer 0: One of two internal clock frequencies (FOSC/4 or FOSC/1024) can be selected
- Timer 1: Offers auto-reload function and one of two internal clock frequencies (FOSC or FOSC/64) can be selected or falling edge of pin RC. 0 can be selected (output through MFP pin)
- Built-in 18/14-bit watchdog timer selectable for system reset
- Powerful instruction set: 116 instructions
- 8-level subroutine (include interrupt) nesting
- Up to $4 \mu \mathrm{~S}$ instruction cycle (with 1 MHz operating frequency)
- Packaged in 64-pin QFP


## PIN CONFIGURATION



PIN DESCRIPTION

| SYMBOL | I/O | FUNCTION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XIN | 1 | Input pin for oscillator. <br> Connected to crystal or resistor to generate system clock by code option. |  |  |  |  |
| XOUT | 0 | Output pin for oscillator. <br> Connected to crystal or resistor to generate system clock by code option. |  |  |  |  |
| RA0-RA3 | I/O | Input/Output port. Input/output mode specified by port mode 1 register (PM1). |  |  |  |  |
| RB0-RB3 | I/O | Input/Output port. Input/output mode specified by port mode 2 register (PM2). |  |  |  |  |
| RC0-RC3 | 1 | 4-bit port for input only. Each pin has an independent interrupt capability. |  |  |  |  |
| RD0-RD3 | 1 | 4-bit port for input only. |  |  |  |  |
| RE0-RE3 | 0 | Output port only. <br> This port provides high sink current. |  |  |  |  |
| MFP | O | Output pin only. <br> This pin can output modulating or nonmodulating frequency, or Timer 1 clock output specified by mode register 1 (MR1). |  |  |  |  |
| $\overline{\text { INT }}$ | 1 | External interrupt pin with pull-high resistor. |  |  |  |  |
| $\overline{\text { RES }}$ | 1 | System reset pin with pull-high resistor. |  |  |  |  |
| SEG0-SEG23 | 0 | LCD segment output pins. <br> Also can be used as DC output ports specified by code option. |  |  |  |  |
| COM0-COM3 | 0 | LCD common signal output pins. |  |  |  |  |
|  |  |  | Static | 1/2 Duty | 1/3 Duty | 1/4 Duty |
|  |  | COM0 | Used | Used | Used | Used |
|  |  | COM1 | Not Used | Used | Used | Used |
|  |  | COM2 | Not Used | Not Used | Used | Used |
|  |  | COM3 | Not Used | Not Used | Not Used | Used |
|  |  | The LCD alternating frequency can be selected by code option. |  |  |  |  |
| DH1, DH2 | 1 | Connection terminals for voltage doubler (halver) capacitor. |  |  |  |  |
| VDD1, VDD2, VDD3 | 1 | Positive (+) supply voltage terminal. Refer to Functional Description. |  |  |  |  |
| Vdd | 1 | Positive power supply (+). |  |  |  |  |
| Vss | 1 | Negative power supply (-). |  |  |  |  |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## Program Counter (PC)

Organized as an 11-bit binary counter (PC0 to PC10), the program counter generates the addresses of the $2048 \times 16$ on-chip ROM containing the program instruction words. When jump or subroutine call instructions or interrupt or initial reset conditions are to be executed, the address corresponding to the instruction will be loaded into the program counter. The format used is shown below.

| ITEM | ADDRESS | INTERRUPT PRIORITY |
| :--- | :---: | :---: |
| Initial Reset | 000 H | - |
| INT 0 (Divider 0) | 004 H | 1st |
| INT 1 (Timer 0) | 008 H | 2nd |
| INT 2 (Port RC) | 00 CH | 3rd |
| INT 4 ( $\overline{\text { INT }}$ pin) | 014 H | 4th |
| INT 7 (Timer 1) | 020 H | 5th |
| JP Instruction | XXXH | - |
| Subroutine Call | XXXH | - |

## Stack Register (STACK)

The stack register is organized as 11 bits $\times 8$ levels (first-in, last-out). When either a call subroutine or an interrupt is executed, the program counter will be pushed onto the stack register automatically. At the end of a call subroutine or an interrupt service subroutine, the RTN instruction must be executed to pop the contents of the stack register into the program counter. When the stack register is pushed over the eighth level, the contents of the first level will be lost. In other words, the stack register is always eight levels deep.

## Program Memory (ROM)

The read-only memory (ROM) is used to store program codes; the look-up table is arranged as 2048 $\times 4$ bits. The first three quarters of ROM ( 000 H to 5 FFH ) are used to store instruction codes only, but the last quarter ( 600 H to 7FFH) can store both instruction codes and the look-up table. Each look-up table element is composed of 4 bits, so the look-up table can be addressed up to 2048 elements. There are two registers (TABL and TABH) to be used in look-up table addressing and they are controlled by MOV TABH, R and MOV TABL, R instructions. When the instruction MOVC R is executed, the contents of the look-up table location address specified by TABH, TABL and ACC will be read and transfered to the data RAM. Refer to the instruction table for more details. The organization of the program memory is shown in Figure 1.


Figure 1. Program Memory Organization

## Data Memory (RAM)

## 1. Architecture

The static data memory (RAM) used to store data is arranged as $128 \times 4$ bits. The data memory can be addressed directly or indirectly. The organization of the data memory is shown in Figure 2.


Figure 2. Data Memory Organization
The first sixteen addresses ( 00 H to 0 FH ) in the data memory are known as the working registers (WR). The other data memory is used as general memory and cannot operate directly with immediate data. The relationship between data memory locations and the page register (PAGE) in indirect addressing mode is described in the next section.

## 2. Page Register (PAGE)

The page register is organized as a 4-bit binary register. The bit descriptions are as follows:

PAGE |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| - | R/W | R/W | R/W |

Note: R/W means read/write available.
Bit 3 is reserved.
Bit 2, Bit 1, Bit 0 are indirect addressing mode preselect bits:

$$
\begin{array}{ll}
000=\text { Page } 0(00 \mathrm{H}-0 \mathrm{FH}) & 001=\text { Page } 1(10 \mathrm{H}-1 \mathrm{FH}) \\
010=\text { Page } 2(20 \mathrm{H}-2 \mathrm{FH}) & 011=\text { Page } 3(30 \mathrm{H}-3 \mathrm{FH}) \\
100=\text { Page } 4(40 \mathrm{H}-4 \mathrm{FH}) & 101=\text { Page } 5(50 \mathrm{H}-5 \mathrm{FH}) \\
110=\text { Page } 6(60 \mathrm{H}-6 \mathrm{FH}) & 111=\text { Page } 7(70 \mathrm{H}-7 \mathrm{FH})
\end{array}
$$

## Accumulator (ACC)

The accumulator (ACC) is a 4-bit register used to hold results from the ALU and transfer data between the memory, I/O ports, and registers.

## Arithmetic and Logic Unit (ALU)

This is a circuit which performs arithmetic and logic operations. The ALU provides the following functions:

- Logic operations: ANL, XRL, ORL
- Branch decisions: JB0, JB1, JB2, JB3, JNZ, JZ, JC, JNC, DSKZ, DSKNZ, SKB0, SKB1, SKB2, SKB3
- Shift operations: SHRC, RRC, SHLC, RLC
- Binary additions/subtractions: ADC, SBC, ADD, SUB, ADU, DEC, INC

After any of the above instructions are executed, the status of the carry flag (CF) and zero flag (ZF) is stored in the internal registers. CF can be read out by executing MOVA R, CF.

## Clock Generator

The W741L250 provides a crystal or RC oscillation circuit selected by option codes to generate the system clock through external connections. If a crystal oscillator is used, a crystal or a ceramic resonator must be connected to XIN and XOUT, and the capacitor must be connected if an accurate frequency is needed. When a crystal oscillator is used, only low-frequency clock ( 32 KHz ) can be selected for the system clock by means of option codes. If the RC oscillator is used, a resistor in the range of $28 \mathrm{~K} \Omega$ to $1.6 \mathrm{M} \Omega$ must be connected to XIN and XOUT, as shown in Figure 3. The system clock frequency range is from 32 KHz to 2 MHz . One machine cycle consists of a four-phase system clock sequence and can run up to $4 \mu \mathrm{~S}$ with a 1 MHz system clock.


Figure 3. Oscillator Configuration

## Divider 0

Divider 0 is organized as a 14 -bit binary up-counter designed to generate periodic interrupts, as shown in Figure 4. When the system starts, the divider is incremented by each system clock (Fosc). When an overflow occurs, the divider event flag is set to 1 (EVF. $0=1$ ). Then, if the divider interrupt enable flag has been set (IEF. $0=1$ ), the interrupt is executed, while if the hold release enable flag has been set (HEF. $0=1$ ), the hold state is terminated. In addition, the 4 MSB of the divider can be reset by executing the CLR DIVRO instruction.

## Watchdog Timer (WDT)

The watchdog timer (WDT) is organized as a 4-bit up counter and is designed to protect the program from unknown errors. The WDT is enable when the corresponding option code bit of the WDT is set to 1 . If the WDT overflows, the chip will be reset. At initial reset, the input clock of the WDT is Fosc/1024. The input clock of the WDT can be switched to Fosc/16384 (or Fosc/1024) by executing the SET PMF, \#08H (or CLR PMF, \#08H) instruction. The contents of the WDT can be reset by the instruction CLR WDT. In normal operation, the application program must reset WDT before it overflows. A WDT overflow indicates that the operation is not under control and the chip will be reset. The WDT minimun overflow period is 468.75 mS when the system clock (Fosc) is 32 KHz and WDT clock input is Fosc/1024. When the corresponding option code bit of the WDT is set to 0, the WDT function is disabled. The organization of the Divider0 and watchdog timer is shown in Figure 4.


Figure 4. Organization of Divider 0 and Watchdog Timer

## Timer/Counter

## 1. Timer 0 (TMO)

Timer 0 (TMO) is a programmable 8-bit binary down-counter. The specified value can be loaded into TMO by executing the MOV TMOL (TMOH), R or MOV TMO, \#I instructions. When the MOV TMOL (TMOH), R instructions are executed, the TM0 will stop down-counting (if the TM0 is down-counting), the MR0.3 will be reset to 0 , and the specified value is loaded into TMO. If MR0.3 is set to 1 , the event flag 1 (EVF.1) is reset and the TM0 starts to count. When it decrements to FFH, Timer 0 stops operating and generates an underflow (EVF. $1=1$ ). The interrupt is executed if the Timer 0 interrupt enable flag has been set (IEF. $1=1$ ); and the hold state is terminated if the hold release enable flag 1 has been set (HEF. $1=1$ ). The Timer 0 clock input can be set as Fosc/1024 or Fosc/4 by setting

MRO.0 to 1 or by resetting MR0.0 to 0 . The default timer value is Fosc/4. The organization of Timer 0 is shown in Figure 5.
If the Timer 0 clock input is Fosc/4:
Desired Timer 0 interval $=($ preset value +1$) \times 4 \times 1 /$ Fosc
If the Timer 0 clock input is Fosc/1024:
Desired Timer 0 interval $=($ preset value +1$) \times 1024 \times 1$ Fosc
Preset value: Decimal number of Timer 0 preset value
Fosc: Clock oscillation frequency


Figure 5. Organization of Timer 0

## 2. Timer 1 (TM1)

Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure 6. Timer 1 can be used as a counter to count external events or to output an arbitrary frequency to the MFP pin. The input clock of Timer 1 can be one of three sources: Fosc/64, Fosc, or an external clock from the RC. 0 input pin. The source can be selected by setting bit 0 and bit 1 of mode register 1 (MR1). At initial reset, the Timer 1 clock input is Fosc. If an external clock is selected as the clock source of Timer 1 , the content of Timer 1 is decreased by 1 at the falling edge of RC. 0 . When the MOV TM1L, R or MOV TM1H, R instruction is executed, the specified data are loaded into the auto-reload buffer and the TM1 down-counting will be disabled (i.e. MR1.3 is reset to 0 ). If the bit 3 of MR1 is set (MR1.3 = 1), the contents of the auto-reload buffer will be loaded into the TM1 down counter, Timer 1 starts to down count, and the event flag 7 is reset (EVF. $7=0$ ). When the MOV TM1, \#I instruction is executed, the event flag 7 (EVF.7) and MR1.3 are reset and the specified value is loaded into autoreload buffer and TM1 by the internal hardware, then the MR1.3 is set, that is the TM1 starts to count by the hardware. When the timer decrements to FFH, it will generate an underflow (EVF. $7=1$ ) and be auto-reloaded with the specified data, after which it will continue to count down. An interrupt is executed if the interrupt enable flag 7 has been set to 1 (IEF. $7=1$ ), and the hold state is terminated if the hold mode release enable flag 7 is set to 1 (HEF. $7=1$ ). The specified frequency of Timer 1 can be delivered to the MFP output pin by programming bit 2 of MR1. Bit 3 of MR1 can be used to make Timer 1 stop or start counting.

If the Timer 1 clock input is FT , then:
Desired Timer 1 interval = (preset value +1 ) / FT
Desired frequency for MFP output pin $=\mathrm{FT} \div($ preset value +1$) \div 2(\mathrm{~Hz})$
Preset value: Decimal number of Timer 1 preset value, and
Fosc: Clock oscillation frequency


Figure 6. Organization of Timer 1
For example, when FT equals 32768 Hz , depending on the preset value of TM1, the MFP pin will output a single tone signal in the tone frequency range from 64 Hz to 16384 Hz . The relation between the tone frequency and the preset value of TM1 is shown in the table below.

|  |  | 3 |  |  | 4 |  |  | 5 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Tone frequency | TM1 preset value \& MFP frequency |  | Tone frequency | TM1 preset value \& MFP frequency |  | Tone frequency | TM1 preset value \& MFP frequency |  |
|  | C | 130.81 | 7 CH | 131.07 | 261.63 | 3EH | 260.06 | 523.25 | 1 EH | 528.51 |
|  | C\# | 138.59 | 75H | 138.84 | 277.18 | 3AH | 277.69 | 554.37 | 1 CH | 564.96 |
| T | D | 146.83 | 6FH | 146.28 | 293.66 | 37H | 292.57 | 587.33 | 1BH | 585.14 |
|  | D\# | 155.56 | 68 H | 156.03 | 311.13 | 34 H | 309.13 | 622.25 | 19H | 630.15 |
| 0 | E | 164.81 | 62 H | 165.49 | 329.63 | 31H | 327.68 | 659.26 | 18H | 655.36 |
|  | F | 174.61 | 5DH | 174.30 | 349.23 | 2EH | 372.36 | 698.46 | 16H | 712.34 |
| N | F\# | 185.00 | 58H | 184.09 | 369.99 | 2BH | 390.09 | 739.99 | 15H | 744.72 |
|  | G | 196.00 | 53H | 195.04 | 392.00 | 29H | 420.10 | 783.99 | 14H | 780.19 |
| E | G\# | 207.65 | 4EH | 207.39 | 415.30 | 26H | 443.81 | 830.61 | 13H | 819.20 |
|  | A | 220.00 | 49H | 221.40 | 440.00 | 24H | 442.81 | 880.00 | 12 H | 862.84 |
|  | A\# | 233.08 | 45H | 234.05 | 466.16 | 22 H | 468.11 | 932.23 | 11H | 910.22 |
|  | B | 246.94 | 41H | 248.24 | 493.88 | 20 H | 496.48 | 987.77 | 10H | 963.76 |

Note: Central tone is A4 $(440 \mathrm{~Hz})$.

## Mode Register 0 (MRO)

Mode Register 0 is organized as a 4-bit binary register (MR0.0 to MR0.3). MRO can be used to control the operation of Timer 0 . The bit descriptions are as follows:

|  | 3 |  | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |
| MR0 | W | - | - | W |
|  |  |  |  |  |

Note: W means write only.
Bit $0=0 \quad$ The internal fundamental frequency of Timer 0 is Fosc/4.
$=1$ The internal fundamental frequency of Timer 0 is Fosc/1024.
Bit 1 Reserved
Bit 2 Reserved
Bit $3=0$ Timer 0 stops down-counting.
$=1$ Timer 0 starts down-counting.

## Mode Register 1 (MR1)

Mode Register 1 is organized as a 4-bit binary register (MR1.0 to MR1.3). MR1 can be used to control the operation of Timer 1. The bit descriptions are as follows:

| MR1 | W | W | W | W |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |

Note: W means write only.
Bit $0=0$ The internal fundamental frequency of Timer 1 is Fosc.
$=1$ The internal fundamental frequency of Timer 1 is Fosc/64.
Bit $1=0 \quad$ The fundamental frequency source of Timer 1 is the internal clock.
$=1$ The fundamental frequency source of Timer 1 is the external clock from RC. 0 input pin.
Bit $2=0$ The specified waveform of the MFP generator is delivered at the MFP output pin.
$=1$ The specified frequency of Timer 1 is delivered at the MFP output pin.
Bit $3=0 \quad$ Timer 1 stops down-counting.
$=1$ Timer 1 starts down-counting.

## Interrupts

The W741L250 provides three internal interrupt sources (Divider 0, Timer 0, Timer 1) and two external interrupt sources ( $\overline{\mathrm{INT}}$, port RC). Vector addresses for each of the interrupts are located in the range of program memory (ROM) addresses 004 H to 020 H . The flags IEF, PEF, and EVF are used to control the interrupts. When EVF is set to "1" by hardware and the corresponding bits of IEF and PEF have been set by software, an interrupt is generated. When an interrupt occurs, all of the interrupts are inhibited until the EN INT or MOV IEF, \#I instruction is invoked. The interrupts can also
be disabled by executing the DIS INT instruction. When an interrupt is generated in hold mode, the hold mode will be released momentarily and the interrupt subroutine will be executed. After the RTN instruction is executed in an interrupt subroutine, the $\mu \mathrm{C}$ will enter hold mode again. The operation flow chart is shown in Figure 8. The control diagram is shown below.


Figure 7. Interrupt Event Control Diagram

## Stop Mode Operation

In stop mode, all operations of the $\mu \mathrm{C}$ cease (including the operation of the oscillator). The $\mu \mathrm{C}$ enters stop mode when the STOP instruction is executed and exits stop mode when an external trigger is activated (by a low level on the $\overline{\mathrm{INT}}$ pin or a falling signal on the RC port). When the designated signal is accepted, the $\mu \mathrm{C}$ awakens and executes the next instruction (if the corresponding bits of IEF and PEF have been set, It will enter the interrupt service routine after stop mode released). To prevent erroneous execution, the NOP instruction should follow the STOP command.

## Hold Mode Operation

In hold mode, all operations of the $\mu$ C cease, except for the operation of the oscillator, timer, and LCD driver. The $\mu \mathrm{C}$ enters hold mode when the HOLD instruction is executed. The hold mode can be released in one of five ways: by the action of Timer 0 , Timer 1 , Divider 0 , the $\overline{\text { INT }}$ pin, or the RC port. Before the device enters the hold mode, the HEF, PEF, and IEF flags must be set to define the hold mode release conditions. For more details, refer to the instruction-set table and the following flow chart.


Note : The bit of EVF corresponding to the interrupt request signal will be reset.

Figure 8. Hold Mode and Interrupt Operation Flow Chart

## Hold Mode Release Enable Flag (HEF)

The hold mode release enable flag is organized as an 8-bit binary register (HEF. 0 to HEF.7). The HEF is used to control the hold mode release conditions. It is controlled by the MOV HEF, \#I instruction. The bit descriptions are as follows:


Note: W means write only.
HEF. $0=1$ Overflow from Divider 0 causes hold mode to be released.
HEF. 1 = 1 Underflow from Timer 0 causes hold mode to be released.
HEF. $2=1$ Signal change at port RC causes hold mode to be released.
HEF. 3 Reserved
HEF. $4=1$ Falling edge signal at the $\overline{\mathrm{INT}}$ pin causes hold mode to be released.
HEF. 5 \& HEF. 6 are reserved.
HEF. 7 = 1 Underflow from Timer 1 causes hold mode to be released.

## Interrupt Enable Flag (IEF)

The interrupt enable flag is organized as an 8-bit binary register (IEF. 0 to IEF.7). These bits are used to control the interrupt conditions. It is controlled by the MOV IEF, \#I instruction. When one of these interrupts is accepted, the corresponding bit of the event flag will be reset, but the other bits are unaffected. In interrupt subroutine, these interrupts will be disabled till the instruction MOV IEF, \#I or EN INT is executed again. Besides, these interrupts can be disable by executing DIS INT instruction. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IEF | w | - | - | w | - | w | w | w |

Note: W means write only.
IEF. $0=1$ Interrupt 0 is accepted by overflow from Divider 0.
IEF. $1=1$ Interrupt 1 is accepted by underflow from Timer 0.
IEF. $2=1$ Interrupt 2 is accepted by a signal change on port RC.
IEF. 3 Reserved
IEF. $4=1$ Interrupt 4 is accepted by a falling edge signal on the $\overline{\mathrm{NT}}$ pin.
IEF. 5 \& IEF. 6 are reserved.
IEF. $7=1$ Interrupt 7 is accepted by underflow from Timer 1 .

## Port Enable Flag (PEF)

The port enable flag is organized as a 4-bit binary register (PEF. 0 to PEF.3). Before port RC may be used to release the hold mode or perform an interrupt function, the content of the PEF must be set first. The PEF is controlled by the MOV PEF, \#l instruction. The bit descriptions are as follows:


Note: W means write only.
PEF.0: Enable/disable the signal change on pin RC. 0 to release hold mode or perform interrupt.
PEF.1: Enable/disable the signal change on pin RC. 1 to release hold mode or perform interrupt.
PEF.2: Enable/disable the signal change on pin RC. 2 to release hold mode or perform interrupt.
PEF.3: Enable/disable the signal change on pin RC. 3 to release hold mode or perform interrupt.

## Stop Mode Wake-up Enable Flag for Port RC (SEF)

The stop mode wake-up flag for port RC is organized as a 4-bit binary register (SEF. 0 to SEF.3). Before port RC may be used to make the device exit the stop mode, the content of the SEF must be set first. The SEF is controlled by the MOV SEF, \#I instruction. The bit descriptions are as follows:


Note: W means write only.
SEF $0=1$ Device will exit stop mode when falling edge signal is applied to pin RC.0.
SEF $1=1$ Device will exit stop mode when falling edge signal is applied to pin RC.1.
SEF $2=1$ Device will exit stop mode when falling edge signal is applied to pin RC.2.
SEF 3 = 1 Device will exit stop mode when falling edge signal is applied to pin RC.3.

## Hold Mode Release Condition Flag (HCF)

The hold mode release condition flag is organized as an 8 -bit binary register (HCFO to HCF7). It indicates by which interrupt source the hold mode has been released, and it is loaded by hardware. The HCF can be read out by the MOVA R, HCFL and MOVA R, HCFH instructions. When any of the HCF bits is "1," the hold mode will be released and the HOLD instruction is invalid. The HCF can be reset by the CLR EVF, \#l (EVF.n = 0) or MOV HEF, \#I (HEF.n = 0) instructions. When EVF or HEF has been reset, the corresponding bit of HCF is reset simultaneously. The bit descriptions are as follows:


Note: R means read only.

## W741L250

HCF. $0=1$ Hold mode was released by overflow from Divider 0.
HCF. $1=1$ Hold mode was released by underflow from Timer 0.
HCF. $2=1$ Hold mode was released by a signal change on port RC.
HCF. 3 Reservsd
HCF. $4=1$ Hold mode was released by a falling edge signal on the $\overline{\text { INT }}$ pin.
HCF. $5=1$ Hold mode was released by underflow from Timer 1.
HCF. 6 \& HCF. 7 are reserved.

## Event Flag (EVF)

The event flag is organized as a 8-bit binary register (EVF0 to EVF7). It is set by hardware and reset by the CLR EVF, \#I instruction or the occurrence of an interrupt. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EVF | R | - | - | R | - | R | R | R |

Note: R means read only.
EVF. $0=1$ Overflow from Divider 0 occurred.
EVF. 1 = 1 Underflow from Timer 0 occurred.
EVF. $2=1$ Signal change on port RC occurred.
EVF. 3 Reserved
EVF. $4=1$ Falling edge signal on the $\overline{\mathrm{INT}}$ pin occurred.
EVF. 5 \& EVF. 6 are reserved.
EVF. 7 = 1 Underflow from Timer 1 occurred.

## Parameter Flag (PMF)

The parameter flag is organized as a 4-bit binary register (PMF. 0 to PMF.3). The PMF is controlled by the SET PMF, \#I or CLR PMF, \#l instruction. The bit descriptions are as follows:


Note: W means write only.
Bit 0, Bit1, Bit2
Reserved
Bit $3=0$ The fundamental frequency of the watchdog timer is Fosc/1024.
$=1$ The fundamental frequency of the watchdog timer is Fosc/16384.

## Port Mode 0 Register (PMO)

The port mode 0 register is organized as a 4-bit binary register (PM0.0 to PM0.3). PM0 can be used to determine the structure of the input/output ports; it is controlled by the MOV PMO, \#I instruction. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | w | w | w | w |
|  |  |  |  |  |

Note: W means write only.
Bit $0=0$ RA port is CMOS output type.
Bit $0=1$ RA port is NMOS open drain output type.
Bit $1=0$ RB port is CMOS output type.
Bit $1=1$ RB port is NMOS open drain output type.
Bit $2=0 \quad$ RC port pull-high resistor is disabled.
Bit $2=1 \quad \mathrm{RC}$ port pull-high resistor is enabled.
Bit $3=0$ RD port pull-high resistor is disabled.
Bit $3=1$ RD port pull-high resistor is enabled.

## Port Mode 1 Register (PM1)

The port mode 1 register is organized as a 4-bit binary register (PM1.0 to PM1.3). PM1 can be used to control the input/output mode of port RA. PM1 is controlled by the MOV PM1, \#I instruction. The bit descriptions are as follows:


Note: W means write only.
Bit $0=0$ RA. 0 works as output pin. Bit $0=1$ RA. 0 works as input pin.
Bit $1=0$ RA. 1 works as output pin. Bit $1=1$ RA. 1 works as input pin.
Bit $2=0$ RA. 2 works as output pin. Bit $2=1$ RA. 2 works as input pin.
Bit $3=0$ RA. 3 works as output pin. Bit $3=1$ RA. 3 works as input pin.
After initial reset, port RA is in input mode (PM1 = 1111B).

## Port Mode 2 Register (PM2)

The port mode 2 register is organized as a 4-bit binary register (PM2.0 to PM2.3). PM2 can be used to control the input/output mode of port RB. PM2 is controlled by the MOV PM2, \#l instruction. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PM2 | $w$ | $w$ | $w$ | $w$ |
|  |  |  |  |  |

Note: W means write only.
Bit $0=0$ RB. 0 works as output pin. Bit $0=1$ RB. 0 works as input pin.
Bit $1=0$ RB. 1 works as output pin. Bit $1=1$ RB. 1 works as input pin.
Bit $2=0$ RB. 2 works as output pin. Bit $2=1$ RB. 2 works as input pin.
Bit $3=0$ RB. 3 works as output pin. Bit $3=1$ RB. 3 works as input pin.
After initial reset, port RB is in input mode (PM2 = 1111B).

## Reset Function

The W741L250 is reset either by a power-on reset or by using the external RES pin. The initial state of the W741L250 after the reset function is executed is described below.

| Program Counter (PC) | 000 H |
| :--- | :--- |
| TM0, TM1 | Reset |
| MR0, MR1, PM0, PAGE, PMF registers | Reset |
| PM1, PM2 registers | Set (1111B) |
| PSR0 register | Reset |
| IEF, HEF, HCF, PEF, EVF, SEF flags | Reset |
| Timer 0 input clock | Fosc/4 |
| Timer 1 input clock | Fosc |
| MFP output | Low |
| Input/output ports RA, RB | Input mode |
| Output port RE | High |
| RA \& RB ports output type | CMOS type |
| RC \& RD ports pull-high resistors | Disabled |
| Input clock of the watchdog timer | Fosc/1024 |
| LCD display | OFF |
| Segment output mode | LCD drive output |

## External INT

The external interrupt $\overline{\text { INT }}$ pin contains a pull-up resistor. When the HEF. 4 or IEF. 4 flag is set, the falling edge of the INT pin will execute the hold mode release or interrupt subroutine. A low level on the INT pin will release the stop mode.

## Input/Output Ports RA, RB

Port RA consists of pins RA. 0 to RA. 3 and port RB consists of pins RB. 0 to RB.3. After initial reset, input/output ports RA and RB are both in input mode. When RA and RB are used as output ports, CMOS or NMOS open drain output type can be selected by the PMO register. Each pin of port RA or RB can be specified as input or output mode independently by the PM1 and PM2 registers. The MOVA R, RA or MOVA R, RB instructions operate the input functions and the MOV RA, R or MOV RB, R operate the output functions. For more details, refer to the instruction table and Figure 9.


Figure 9. Architecture of Input/Output Pins

## Input Ports RC, RD

Port RC consists of pins RC. 0 to RC.3, and port RD consists of pins RD. 0 to RD.3. Each pin of port RC and port RD can be connected to a pull-up resistor, which is controlled by the port mode 0 register (PMO). When the PEF, HEF, and IEF corresponding to the RC port are set, a signal change on the specified pins of port RC will execute the hold mode release or interrupt subroutine. Port status register 0 (PSRO) records the status of ports RC, i.e., any signal changes on the pins that make up the port. PSRO can be read out and cleared by the MOV R, PSRO, and CLR PSRO instructions. In addition, the falling edge signal on the pin of port RC specified by the instruction MOV SEF, \#I will cause the device to exit the stop mode. Refer to Figure 10 and the instruction table for more details. The RD port is used as input port only, it has no hold mode release, wake-up stop mode or interrupt functions.


Figure 10. Architecture of Input Ports RC

## Output Port RE

When the MOV RE, R instruction is executed, the data in the RAM will be output to port RE.
Port RE (RE. 0 to RE.3) also provides high sink current output.

## Port Status Register 0 (PSRO)

Port status register 0 is organized as a 4-bit binary register (PSR0.0 to PSR0.3). PSR0 can be read or cleared by the MOVA R, PSR0, and CLR PSR0 instructions. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | R | R | R | R |
|  |  |  |  |  |

Note: R means read only.
Bit $0=1 \quad$ Signal change on RC. 0 .
Bit $1=1 \quad$ Signal change on RC.1.
Bit $2=1$ Signal change on RC.2.
Bit $3=1$ Signal change on RC.3.

## MFP Output Pin (MFP)

The MFP output pin can output the Timer 1 clock or the modulation frequency; the output of the pin is determined by mode register 1 (MR1). The organization of MR1 is shown in Figure 6. When bit 2 of MR1 is reset to " 0, " the MFP output can deliver a modulation output in any combination of one signal from among DC, $4096 \mathrm{~Hz}, 2048 \mathrm{~Hz}$, and one or more signals from among $128 \mathrm{~Hz}, 64 \mathrm{~Hz}, 8 \mathrm{~Hz}, 4 \mathrm{~Hz}$, 2 Hz , or 1 Hz (when using a 32.768 KHz system clock). The MOV MFP, \#I instruction is used to specify the modulation output combination. The data specified by the 8 -bit operand and the MFP output pin are shown as below:
(Fosc = 32.768 KHz )

| R7 R6 | R5 | R4 | R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | Low level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | High level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 10 | 0 | 0 | 0 | 0 | 0 | 0 | 2048 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | $2048 \mathrm{~Hz}^{*} 128 \mathrm{~Hz}$ |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 2048 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 2048 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 2048 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2048 Hz * 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 2048 Hz * 1 Hz |
| 11 | 0 | 0 | 0 | 0 | 0 | 0 | 4096 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 4096 Hz * 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 4096 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 4096 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4096 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 4096 Hz * 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 4096 Hz * 1 Hz |

## LCD Controller/Driver

The W741L250 can directly drive an LCD with 24 segment output pins and 4 common output pins for a total of $24 \times 4$ dots. Option codes can be used to select one of five options for the LCD driving mode: static, $1 / 2$ bias $1 / 2$ duty, $1 / 2$ bias $1 / 3$ duty, $1 / 3$ bias $1 / 3$ duty, or $1 / 3$ bias $1 / 4$ duty (see Figure 12). The alternating frequency of the LCD can be set as Fw/64, Fw/128, Fw/256, or Fw/512. In addition, option codes can also be used to set up four of the LCD driver output pins (segment 0 to segment 23) as a DC output port. The structure of the LCD alternating frequency (FLCD) is shown in the figure below.


Figure 11. LCD Alternating Frequency (FLCD) Circuit Diagram


Figure 12. LCD Driver/Controller Circuit Diagram

When $\mathrm{Fw}=32.768 \mathrm{KHz}$, the LCD frequency is as shown in the table below.

| LCD FREQUENCY | STATIC | $\mathbf{1 / 2}$ DUTY | 1/3 DUTY | $\mathbf{1 / 4}$ DUTY |
| :--- | :---: | :---: | :---: | :---: |
| Fw/512 $(64 \mathrm{~Hz})$ | 64 | 32 | 21 | 16 |
| Fw/256 $(128 \mathrm{~Hz})$ | 128 | 64 | 43 | 32 |
| Fw/128 $(256 \mathrm{~Hz})$ | 256 | 128 | 85 | 64 |
| Fw/64 $(512 \mathrm{~Hz})$ | 512 | 256 | 171 | 128 |

Corresponding to the 24 LCD drive output pins, there are 24 LCD data RAM segments (LCDR00 to LCDR17). Instructions such as MOV LCDR, \#I; MOV WR, LCDR; MOV LCDR, WR; and MOV LCDR, ACC are used to control the LCD data RAM. The data in the LCD data RAM are transferred to the segment output pins automatically without program control. When the bit value of the LCD data RAM is " $1, "$ the LCD is turned on. When the bit value of the LCD data RAM is " 0, , the LCD is turned off. The contents of the LCD data RAM (LCDR) are sent out through the segment 0 to segment 23 pins by a direct memory access. The relationship between the LCD data RAM and segment/common pins is shown below.

|  |  | COM3 | COM2 | COM1 | COM0 |
| :--- | :--- | :---: | :---: | :---: | :---: |
| LCD data RAM | Output pin | bit 3 | bit 2 | bit 1 | bit 0 |
| LCDR00 | SEG0 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| LCDR01 | SEG1 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| LCDR16 | SEG22 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| LCDR17 | SEG23 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |

The LCDON instruction turns the LCD display on (even in HOLD mode), and the LCDOFF instruction turns the LCD display off. At initial reset, all the LCD segments are lit. When the initial reset state ends, the LCD display is turned off automatically. To turn on the LCD display, the instruction LCDON must be executed. When the drive output pins are used as DC output ports (set by option codes, please refer the user's manual of ASM741S assembler for more detail), CMOS output type or NMOS output type can be selected by executing the instruction MOV LCDM, \#I. The relation between the LCD data RAM and segment/common pins is shown below. The data in LCDR00 are transferred to the corresponding segment output port (SEG3 to SEG0) by a direct memory access. The other LCD data RAM segments can be used as normal data RAM to store data.

| LCD DATA RAM | OUTPUT PIN | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| LCDR00 | SEG3-SEG0 | SEG3 | SEG2 | SEG1 | SEG0 |
| LCDR03-LCDR01 | - | - | - | - | - |
| LCDR04 | SEG7-SEG4 | SEG7 | SEG6 | SEG5 | SEG4 |
| LCDR07-LCDR05 | - | - | - | - | - |
| $\vdots$ | $\cdot$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| LCDR14 | SEG23-SEG20 | SEG23 | SEG22 | SEG21 | SEG20 |
| LCDR17-LCDR15 | - | - | - | - | - |

The relationship between the LCD drive mode and the maximum number of drivable LCD segments is shown below.

| LCD DRIVE MODE | MAX. NUMBER OF <br> DRIVABLE LCD SEGMENTS | CONNECTION AT <br> POWER INPUT |
| :--- | :---: | :---: |
| Static | 24 (COM1) | Connect VDD3, VDD2 to VDD1 |
| $1 / 2$ bias $1 / 2$ duty | 48 (COM1-COM2) | Connect VDD3 to VDD2 |
| $1 / 2$ bias $1 / 3$ duty | 72 (COM1-COM3) | Connect VDD3 to VDD2 |
| $1 / 3$ bias $1 / 3$ duty | 72 (COM1-COM3) | - |
| $1 / 3$ bias $1 / 4$ duty | 96 (COM1-COM4) | - |

## LCD Output Mode Type Flag (LCDM)

The LCD output mode type flag is organized as a 6-bit binary register (LCDM. 0 to LCDM.5). These bits are used to control the LCD output pin architecture. When the LCD output pins are set to DC output mode by option codes, the architecture of these output pins (segment 0 to segment 23) can be selected as CMOS or NMOS type by the MOV LCDM, \#l instruction. The bit descriptions are as follows:

|  | 5 |  | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note: W means write only.
LCDM. $0=0$ SEG0 to SEG3 work as CMOS output type.
= 1 SEG0 to SEG3 work as NMOS output type.
LCDM. 1 = 0 SEG4 to SEG7 work as CMOS output type.
= 1 SEG4 to SEG7 work as NMOS output type.
LCDM. $2=0$ SEG8 to SEG11 work as CMOS output type.
$=1$ SEG8 to SEG11 work as NMOS output type.
LCDM. $3=0$ SEG12 to SEG15 work as CMOS output type.
= 1 SEG12 to SEG15 work as NMOS output type.
LCDM. $4=0$ SEG16 to SEG19 work as CMOS output type.
= 1 SEG16 to SEG19 work as NMOS output type.
LCDM. $5=0$ SEG20 to SEG23 work as CMOS output type.
= 1 SEG20 to SEG23 work as NMOS output type.

The output waveforms for the five LCD driving modes are shown below.
Static Lighting System (Example)
Normal Operating Mode
$\square$

1/2 Bias 1/2 Duty Lighting System (Example)
Normal Operating Mode


1/2 Bias 1/3 Duty Lighting System (Example)
Normal Operating Mode


1/3 Bias 1/3 Duty Lighting System (Example)
Normal Operating Mode


1/3 Bias 1/4 Duty Lighting System (Example)
Normal Operating Mode


1/3 Bias 1/4 Duty Normal Lighting System, continued


The power connections for each LCD driving mode, which are determined by a mask option, are shown below.


LCD Configuration, continued


## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Supply Voltage to Ground Potential | -0.3 to +7.0 | V |
| Applied Input/Output Voltage | -0.3 to +7.0 | V |
| Power Dissipation | 120 | mW |
| Ambient Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS
(VDD-VSS $=1.5 \mathrm{~V}$, Fosc. $=32.768 \mathrm{KHz}, \mathrm{TA}=25^{\circ} \mathrm{C}$; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op. Voltage | VdD | - | 1.2 | - | 1.8 | V |
| Op. Current (Crystal type) | IoP1 | No load (Ext-V) | - | 4 | 12 | $\mu \mathrm{A}$ |
| Op. Current (RC type) | Iop2 | No load (Ext-V) | - | 35 | 65 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM1 | Hold mode <br> No load (Ext-V) | - | 3 | 6 | $\mu \mathrm{A}$ |
| Hold Current (RC type) | IHM2 | Hold mode <br> No load (Ext-V) | - | 16 | 40 | $\mu \mathrm{A}$ |
| Stop Current (Crystal type) | ISM1 | Stop mode <br> No load (Ext-V) | - | 0.1 | 2 | $\mu \mathrm{A}$ |
| Stop Current (RC type) | ISM2 | Stop mode <br> No load (Ext-V) | - | 0.1 | 2 | $\mu \mathrm{A}$ |
| Input Low Voltage | VIL | - | Vss | - | 0.3 VDD | V |
| Input High Voltage | VIH | - | 0.7 VdD | - | VDD | V |
| MFP Output Low Voltage | VmL | $\mathrm{IOL}=0.9 \mathrm{~mA}$ | - | - | 0.3 | V |
| MFP Output High Voltage | Vмн | $\mathrm{IOH}=-0.75 \mathrm{~mA}$ | 1.2 | - | - | V |
| Port RA, RB Output Low Voltage | Vabl | $\mathrm{IOL}=1.0 \mathrm{~mA}$ | - | - | 0.3 | V |
| Port RA, RB Output High Voltage | VAbH | $\mathrm{IOH}=-0.5 \mathrm{~mA}$ | 1.2 | - | - | V |
| LCD Supply Current | ILCD | All Seg. On | - | - | 3 | $\mu \mathrm{A}$ |
| SEG0-SEG23 Sink Current (work as LCD output pins) | IoL | $\begin{aligned} & \mathrm{VOL}=0.05 \mathrm{~V} \\ & \mathrm{VLCD}=0.0 \mathrm{~V} \end{aligned}$ | 6 | - | - | $\mu \mathrm{A}$ |
| SEG0-SEG23 Drive Current (work as LCD output pins) | Іон | $\begin{aligned} & \mathrm{VOH}=4.45 \mathrm{~V} \\ & \mathrm{VLCD}=4.5 \mathrm{~V} \end{aligned}$ | 1.5 | - | - | $\mu \mathrm{A}$ |
| SEG0-SEG23 Output Low Voltage (work as DC output pins) | VsL | $\mathrm{IOL}=150 \mu \mathrm{~A}$ | - | - | 0.15 | V |
| SEGO-SEG23 Output High Voltage (work as DC output pins) | Vsh | $\mathrm{IOH}=-1.0 \mu \mathrm{~A}$ | 1.35 | - | - | V |
| Port RE Sink Current | IEL | $\mathrm{VOL}=0.3 \mathrm{~V}$ | - | - | 2 | mA |
| Port RE Source Current | IEH | $\mathrm{VoH}=1.2 \mathrm{~V}$ | 0.35 | - | - | mA |
| Input Port Pull-up Resistor | Rcd | Port RC, RD | 500 | 1000 | 1500 | $\mathrm{K} \Omega$ |
| $\overline{\text { INT Pull-up Resistor }}$ | Rint | - | 500 | 1000 | 1500 | K $\Omega$ |
| $\overline{\mathrm{RES}}$ Pull-up Resistor | Rres | - | 200 | 500 | 800 | $\mathrm{K} \Omega$ |

W741L250

Electronics Corp.

## AC CHARACTERISTICS

(VDD-Vss $=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | $\begin{gathered} \hline \text { UNI } \\ \mathbf{T} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op. Frequency | Fosc | RC type | - | - | 1000 | KHz |
|  |  | Crystal type (Option low-speed type only) | - | 32.768 | - |  |
| Oscillator Start-up Time | Ts | $\begin{aligned} & \mathrm{VDD}=1.2 \mathrm{~V} \text {, FOSC = } \\ & 32.768 \mathrm{KHz} \end{aligned}$ | - | 1 | 2 | S |
| Instruction Cycle Time | Tı | One machine cycle | - | 4/Fosc | - | mS |
| Reset Active Width | Traw | Fosc $=32.768 \mathrm{KHz}$ | 1 | - | - | $\mu \mathrm{S}$ |
| Interrupt Active Width | TIAW | FOSC $=32.768 \mathrm{KHz}$ | 1 | - | - | $\mu \mathrm{S}$ |

## PAD ASSIGNMENT \& POSITIONS



Note: The chip substrate must be connected to system ground (Vss).

W741L250

Pad Assignment \& Positions, continued

| PAD NO. | PAD NAME | X | Y | PAD NO. | PAD NAME | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RD2 | -912.10 | 1297.50 | 11 | COM0 | -1209.00 | -414.00 |
| 2 | RD3 | -1209.00 | 756.00 | 12 | SEG0 | -1209.00 | -544.00 |
| 3 | RE0 | -1209.00 | 626.00 | 13 | SEG1 | -1209.00 | -674.00 |
| 4 | RE1 | -1209.00 | 496.00 | 14 | SEG2 | -1209.00 | -804.00 |
| 5 | RE2 | -1209.00 | 366.00 | 15 | SEG3 | -1209.00 | -934.00 |
| 6 | RE3 | -1209.00 | 236.00 | 16 | SEG4 | -1209.00 | -1064.00 |
| 7 | Vss | -1209.00 | 106.00 | 17 | SEG5 | -912.10 | -1314.00 |
| 8 | COM3 | -1209.00 | -24.00 | 18 | SEG6 | -782.10 | -1314.00 |
| 9 | COM2 | -1209.00 | -154.00 | 19 | SEG7 | -652.10 | -1314.00 |
| 10 | COM1 | -1209.00 | -284.00 | 20 | SEG8 | -522.10 | -1314.00 |
| 21 | SEG9 | -392.10 | -1314.00 | 41 | VDD | 1201.50 | 106.00 |
| 22 | SEG10 | -262.10 | -1314.00 | 42 | Xout | 1201.50 | 236.00 |
| 23 | SEG11 | -132.10 | -1314.00 | 43 | XIN | 1201.50 | 366.00 |
| 24 | SEG12 | -2.1 | -1314.00 | 44 | $\overline{\mathrm{RES}}$ | 1201.50 | 496.00 |
| 25 | SEG13 | 127.90 | -1314.00 | 45 | INT | 1201.50 | 626.00 |
| 26 | SEG14 | 257.90 | -1314.00 | 46 | MFP | 1201.50 | 756.00 |
| 27 | SEG15 | 387.90 | -1314.00 | 47 | RA0 | 907.90 | 1297.50 |
| 28 | SEG16 | 517.90 | -1314.00 | 48 | RA1 | 777.90 | 1297.50 |
| 29 | SEG17 | 647.90 | -1314.00 | 49 | RA2 | 647.90 | 1297.50 |
| 30 | SEG18 | 777.90 | -1314.00 | 50 | RA3 | 517.90 | 1297.50 |
| 31 | SEG19 | 907.90 | -1314.00 | 51 | RB0 | 387.90 | 1297.50 |
| 32 | SEG20 | 1201.50 | -1064.00 | 52 | RB1 | 257.90 | 1297.50 |
| 33 | SEG21 | 1201.50 | -934.00 | 53 | RB2 | 127.90 | 1297.50 |
| 34 | SEG22 | 1201.50 | -804.00 | 54 | RB3 | -2.10 | 1297.50 |
| 35 | SEG23 | 1201.50 | -674.00 | 55 | RC0 | -132.10 | 1297.50 |
| 36 | VdD3 | 1201.50 | -544.00 | 56 | RC1 | -262.10 | 1297.50 |
| 37 | VDD2 | 1201.50 | -414.00 | 57 | RC2 | -392.10 | 1297.50 |
| 38 | VDD1 | 1201.50 | -284.00 | 58 | RC3 | -522.10 | 1297.50 |
| 39 | DH2 | 1201.50 | -154.00 | 59 | RD0 | -652.10 | 1297.50 |
| 40 | DH1 | 1201.50 | -24.00 | 60 | RD1 | -782.10 | 1297.50 |

## TYPICAL APPLICATION CIRCUIT



## INSTRUCTION SET TABLE

## Symbol Description

| ACC: | Accumulator |
| :---: | :---: |
| ACC.n: | Accumulator bit n |
| WR: | Working Register |
| PAGE: | Page Register |
| MR1: | Mode Register 1 |
| PM0: | Port Mode 0 |
| PM1: | Port Mode 1 |
| PM2: | Port Mode 2 |
| PSR0: | Port Status Register 0 |
| R : | Memory (RAM) of address R |
| LCDR: | LCD data RAM of address LDR |
| R.n: | Memory bit n of address R |
| I : | Constant parameter |
| L: | Branch or jump address |
| CF: | Carry Flag |
| ZF: | Zero Flag |
| PC: | Program Counter |
| TM0: | Timer 0 |
| TM1: | Timer 1 |
| IEF.n: | Interrupt Enable Flag n |
| HCF.n: | HOLD mode release Condition Flag n |
| HEF.n: | HOLD mode release Enable Flag n |
| SEF.n: | STOP mode wake-up Enable Flag n |
| PEF.n: | Port Enable Flag n |
| EVFn: | Event Flag n |
| $B F$ : | Backup Flag |
| $!=$ : | Not equal |
| \&: | AND |
| $\wedge$ : | OR |

Symbol Description, continued
EX: Exclusive OR
$\leftarrow: \quad$ Transfer direction, result
[PAGE*10H+()]: Contents of address PAGE(bit2, bit1, bit0)*10H+()
$[P()]: \quad$ Contents of port $P()$

INSTRUCTION SET TABLE 1

| MNEMONIC |  | FUNCTION | FLAG | CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic |  |  |  |  |
| ADD | R, ACC | $A C C \leftarrow(R)+(A C C)$ | ZF, CF | 1 |
| ADD | WR, \#I | $A C C \leftarrow(W R)+1$ | ZF, CF | 1 |
| ADDR | R, ACC | ACC, $\mathrm{R} \leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF, CF | 1 |
| ADDR | WR, \#I | ACC, WR $\leftarrow(W R)+\mathrm{l}$ | ZF, CF | 1 |
| ADC | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1 |
| ADC | WR, \#I | $\mathrm{ACC} \leftarrow(\mathrm{WR})+\mathrm{I}+(\mathrm{CF})$ | ZF, CF | 1 |
| ADCR | R, ACC | ACC, $\mathrm{R} \leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1 |
| ADCR | WR, \#l | $\mathrm{ACC}, \mathrm{WR} \mathrm{\leftarrow} \leftarrow \mathrm{WR})+\mathrm{I}+(\mathrm{CF})$ | ZF, CF | 1 |
| ADU | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF | 1 |
| ADU | WR, \#I | ACC $\leftarrow(\mathrm{WR})+\mathrm{I}$ | ZF | 1 |
| ADUR | R, ACC | $\mathrm{ACC}, \mathrm{R} \leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF | 1 |
| ADUR | WR, \#I | ACC, W R↔(WR) + I | ZF | 1 |
| SUB | R, ACC | ACC $\leftarrow(\mathrm{R})-(\mathrm{ACC})$ | ZF, CF | 1 |
| SUB | WR, \#I | ACC $\leftarrow(W R)-1$ | ZF, CF | 1 |
| SUBR | R, ACC | ACC, $R \leftarrow(\mathrm{R})-(\mathrm{ACC})$ | ZF, CF | 1 |
| SUBR | WR, \#I | ACC, WR $\leftarrow(W R)-\mathrm{I}$ | ZF, CF | 1 |
| SBC | R, ACC | ACC $\leftarrow(\mathrm{R})$ - (ACC) - (CF) | ZF, CF | 1 |
| SBC | WR, \#I | ACC $\leftarrow(\mathrm{WR})$ - I - (CF) | ZF, CF | 1 |
| SBCR | R, ACC | ACC, $\mathrm{R} \leftarrow(\mathrm{R})-(\mathrm{ACC})-(\mathrm{CF})$ | ZF, CF | 1 |
| SBCR | WR, \#I | ACC, WR $\leftarrow(W R)-\mathrm{I}-(\mathrm{CF})$ | ZF, CF | 1 |
| INC | R | ACC, $R \leftarrow(\mathrm{R})+1$ | ZF, CF | 1 |
| DEC | R | ACC, $R \leftarrow(R)-1$ | ZF, CF | 1 |

W741L250

Instruction Set Table 1，continued

| MNEMONIC |  | FUNCTION | FLAG | CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| Logic Operations |  |  |  |  |
| ANL | R，ACC | $\mathrm{ACC} \leftarrow(\mathrm{R})$ \＆（ACC） | ZF | 1 |
| ANL | WR，\＃I | $A C C \leftarrow(W R) \& ~ I$ | ZF | 1 |
| ANLR | R，ACC | $A C C, R \leftarrow(R) \&(A C C)$ | ZF | 1 |
| ANLR | WR，R \＃I | $\mathrm{ACC}, \mathrm{WR} \leftarrow(\mathrm{WR}) \& \mathrm{l}$ | ZF | 1 |
| ORL | R，ACC | $A C C \leftarrow(R) \wedge(A C C)$ | ZF | 1 |
| ORL | WR，\＃I | ACC $\leftarrow(\mathrm{WR}) \wedge \mathrm{I}$ | ZF | 1 |
| ORLR | R，ACC | $A C C, R \leftarrow(R) \wedge(A C C)$ | ZF | 1 |
| ORLR | WR，\＃I | $A C C, W R \leftarrow(W R) \wedge I$ | ZF | 1 |
| XRL | R，ACC | $\mathrm{ACC} \leftarrow(\mathrm{R}) \mathrm{EX}(\mathrm{ACC})$ | ZF | 1 |
| XRL | WR，\＃I | ACC $\leftarrow(\mathrm{WR}) \mathrm{EX} \mathrm{I}$ | ZF | 1 |
| XRLR | R，ACC | ACC，$R \leftarrow(\mathrm{R}) \mathrm{EX}(\mathrm{ACC})$ | ZF | 1 |
| XRLR | WR，\＃I | ACC，WR $\leftarrow(W R) E X I$ | ZF | 1 |
| Branch |  |  |  |  |
| JMP | L | PC10－PC0ヶL10－L0 |  | 1 |
| JB0 | L | PC10－PC0ヶL10－L0；if ACC． $0=71 "$ |  | 1 |
| JB1 | L | PC10－PC0ヶL10－L0；if ACC． $1=$＂ 1 ＂ |  | 1 |
| JB2 | L | PC10－PC0ヶL10－L0；if ACC． $2=$＂1＂ |  | 1 |
| JB3 | L | $\mathrm{PC} 10-\mathrm{PC} 0 \leftarrow \mathrm{~L} 10-\mathrm{LO}$ ；if ACC． $3=717$ |  | 1 |
| JZ | L | $\mathrm{PC} 10-\mathrm{PC} 0 \leftarrow \mathrm{~L} 10-\mathrm{LO}$ ；if $\mathrm{ACC}=0$ |  | 1 |
| JNZ | L | $\mathrm{PC} 10-\mathrm{PCO} \leftarrow \mathrm{L} 10-\mathrm{LO}$ ；if ACC ！$=0$ |  | 1 |
| JC | L | PC10－PC0ヶL10－L0；if CF＝＂1＂ |  | 1 |
| JNC | L | $\mathrm{PC} 10-\mathrm{PC} 0 \leftarrow \mathrm{~L} 10-\mathrm{LO}$ ；if CF ！＝＂1＂ |  | 1 |
| DSKZ | R | ACC，$R \leftarrow(\mathrm{R})-1$ ；skip if $A C C=0$ | ZF，CF | 1 |
| DSKNZ | R | ACC，$R \leftarrow(\mathrm{R})-1$ ；skip if ACC $!=0$ | ZF，CF | 1 |
| SKB0 | R | Skip if R． $0=$＂1＂ |  | 1 |
| SKB1 | R | Skip if R． $1=$＂1＂ |  | 1 |
| SKB2 | R | Skip if R． $2=$＂1＂ |  | 1 |
| SKB3 | R | Skip if R． 3 ＝＂1＂ |  | 1 |

W741L250

Instruction Set Table 1, continued

| MNEMONIC |  | FUNCTION | FLAG AFFECTED | CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| Data Move |  |  |  |  |
| MOV | WR, R | $\mathrm{WR} \leftarrow(\mathrm{R})$ |  | 1 |
| MOV | R, WR | $R \leftarrow(W R)$ |  | 1 |
| MOVA | WR, R | ACC, WR $\leftarrow(\mathrm{R})$ | ZF | 1 |
| MOVA | R, WR | ACC, $\mathrm{R} \leftarrow(\mathrm{WR})$ | ZF | 1 |
| MOV | R, ACC | $R \leftarrow(A C C)$ |  | 1 |
| MOV | ACC, R | $\mathrm{ACC} \leftarrow(\mathrm{R})$ | ZF | 1 |
| MOV | R, \#I | $R \leftarrow I$ |  | 1 |
| MOV | WR, @R | $\mathrm{WR} \leftarrow[\mathrm{PR}($ bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})]$ |  | 2 |
| MOV | @R, WR | $[\mathrm{PR}$ (bit2, bit1, bit0) $\times 10 \mathrm{H}+(\mathrm{R})] \leftarrow \mathrm{WR}$ |  | 2 |
| MOV | TABH, R | TAB High addresss $\leftarrow$ R |  | 1 |
| MOV | TABL, R | TAB Low addresss $\leftarrow \mathrm{R}$ |  | 1 |
| MOVC | R | $\mathrm{R} \leftarrow[\mathrm{TAB} \times 10 \mathrm{H}+(\mathrm{ACC})]$ |  | 2 |
| MOVC | WR, \#I | $\mathrm{WR} \leftarrow[(16 \sim 10) \times 10 \mathrm{H}+(\mathrm{ACC})]$ |  | 2 |
| Input \& Output |  |  |  |  |
| MOVA | R, RA | ACC, R↔[RA] | ZF | 1 |
| MOVA | R, RB | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RB}]$ | ZF | 1 |
| MOVA | R, RC | ACC, R↔[RC] | ZF | 1 |
| MOVA | R, RD | ACC, $\mathrm{R} \leftarrow[\mathrm{RD}]$ | ZF | 1 |
| MOV | RA, R | $[R A] \leftarrow(R)$ |  | 1 |
| MOV | RB, R | $[R B] \leftarrow(R)$ |  | 1 |
| MOV | RE, R | $[R T] \leftarrow(R)$ |  | 1 |
| MOV | MFP, \#I | $[\mathrm{MFP}] \leftarrow \mathrm{l}$ |  | 1 |

## Flag \& Register

| MOVA | R, PAGE | ACC, R $\leftarrow$ PAGE (Page Register) | ZF | 1 |
| :--- | :--- | :--- | :---: | :---: |
| MOV | PAGE, R | PAGE $\leftarrow(R)$ |  | 1 |
| MOV | PAGE, \#I | PAGE $\leftarrow I$ |  | 1 |
| MOV | MR0, \#I | MR0 $\leftarrow I$ |  | 1 |
| MOV | MR1, \#I | MR1 $\leftarrow I$ |  | 1 |

W741L250

Instruction Set Table 1, continued

| MNEMONIC |  | FUNCTION | FLAG | CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| MOVA | R, CF | ACC. $0, \mathrm{R} .0 \leftarrow \mathrm{CF}$ | ZF | 1 |
| MOV | CF, R | $\mathrm{CF} \leftarrow$ (R.0) | CF | 1 |
| MOVA | R, HCFL | ACC, R↔HCF0-HCF3 | ZF | 1 |
| MOVA | R, HCFH | ACC, R↔HCF4-HCF7 | ZF | 1 |
| CLR | PMF, \#I | Clear Parameter Flag if $\mathrm{In}=1$ |  | 1 |
| SET | PMF, \#I | Set Parameter Flag if $\mathrm{In}=1$ |  | 1 |
| MOV | PM0, \#1 | Port Mode $0 \leftarrow 1$ |  | 1 |
| MOV | PM1, \#I | Port Mode 1 $\leftarrow 1$ |  | 1 |
| MOV | PM2, \#I | Port Mode $2 \leftarrow 1$ |  | 1 |
| CLR | EVF, \#I | Clear Event Flag if In = 1 |  | 1 |
| MOV | PEF, \#1 | Set/Reset Port Enable Flag |  | 1 |
| MOV | IEF, \#I | Set/Reset Interrupt Enable Flag |  | 1 |
| MOV | HEF, \#I | Set/Reset HOLD mode release Enable Flag |  | 1 |
| MOV | SEF, \#1 | Set/Reset STOP mode wake-up Enable Flag for RC port |  | 1 |
| MOVA | R, PSR0 | ACC, R↔Port Status Register 0 | ZF | 1 |
| CLR | PSR0 | Clear Port Status Register 0 |  | 1 |
| SET | CF | Set Carry Flag | CF | 1 |
| CLR | CF | Clear Carry Flag | CF | 1 |
| CLR | DIVR0 | Clear last 4 bits of Divider 0 |  | 1 |
| CLR | WDT | Clear Watchdog Timer |  | 1 |
| Shift \& Rotate |  |  |  |  |
| SHRC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow(\text { R. } n+1) ; \\ & \text { ACC.3, R. } 3 \leftarrow 0 ; C F \leftarrow \text { R. } 0 \end{aligned}$ | ZF, CF | 1 |
| RRC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow(\text { R. } . n+1) ; \\ & \text { ACC. } 3, \text { R. } 3 \leftarrow C F ; C F \leftarrow \text { R. } 0 \end{aligned}$ | ZF, CF | 1 |
| SHLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow \text { (R.n-1); } \\ & \text { ACC. } 0, \text { R. } 0 \leftarrow 0 ; C F \leftarrow \text { R. } 3 \end{aligned}$ | ZF, CF | 1 |
| RLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow \text { (R.n-1); } \\ & \text { ACC. } 0, \text { R. } 0 \leftarrow C F ; C F \leftarrow \text { R. } 3 \end{aligned}$ | ZF, CF | 1 |

W741L250

| Nivinbond <br> Electronics Co |  |  |  |
| :---: | :---: | :---: | :---: |
| Instruction Set Table 1, continued |  |  |  |
| MNEMONIC | FUNCTION | FLAG <br> AFFECTED | CYCLE |
| LCD |  |  |  |
| MOV LCDR, \#I | LCDR $\leftarrow 1$ |  | 1 |
| MOV WR, LCDR | WRヶ(LCDR) |  | 1 |
| MOV LCDR, WR | LCDR $\leftarrow(W R)$ |  | 1 |
| MOV LCDR, ACC | LCDR $\leftarrow(\mathrm{ACC})$ |  | 1 |
| MOV LCDM, \#I | Select LCD output mode type |  | 1 |
| LCDON | LCD ON |  | 1 |
| LCDOFF | LCD OFF |  | 1 |
| Timer |  |  |  |
| MOV TMOH, R | Timer 0 High register $\leftarrow R$ |  | 1 |
| MOV TMOL, R | Timer 0 Low register $\leftarrow \mathrm{R}$ |  | 1 |
| MOV TM0, \#l | Timer 0 set |  | 1 |
| MOV TM1H, R | Timer 1 High register $\leftarrow R$ |  | 1 |
| MOV TM1L, R | Timer 1 Low register $\leftarrow \mathrm{R}$ |  | 1 |
| MOV TM1, \#l | Timer 1 set |  | 1 |
| Subroutine |  |  |  |
| CALL L | $\begin{aligned} & \text { STACK } \leftarrow(\mathrm{PC})+1 ; \\ & \text { PC10-PC0 } \leftarrow \mathrm{L} 10-\mathrm{Lo} \end{aligned}$ |  | 1 |
| RTN | $(\mathrm{PC}) \leftarrow$ STACK |  | 1 |
| Other |  |  |  |
| HOLD | Enter Hold mode |  | 1 |
| STOP | Enter Stop mode |  | 1 |
| NOP | No Operation |  | 1 |
| EN INT | Enable Interrupt Function |  | 1 |
| DIS INT | Disable Interrupt Function |  | 1 |

INSTRUCTION SET TABLE 2


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued






Instruction Set Table 2, continued


| JB2 L | Jump when bit 2 of ACC is "1" |
| :---: | :---: |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | PC10-PC0 $\leftarrow$ L10-L0; if ACC. $2=$ "1" |
| Description: | If bit 2 of the ACC is " 1, " PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 2 of the ACC is " 0, , the program counter ( PC ) is incremented. |
| JB3 L | Jump when bit 3 of ACC is " 1 " |
| Machine Code: | 1 0 1 1 0 L10 L9 L8L7 L6 L5 L4 L3 L2 L1 L0 |
| Machine Cycle: | 1 |
| Operation: | PC10-PC0 $\leftarrow$ L10-L0; if ACC. 3 = "1" |
| Description: | If bit 3 of the ACC is " 1, " PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If bit 3 of the ACC is " 0, , the program counter ( PC ) is incremented. |
| JC L | Jump when CF is "1" |
| Machine Code: |  |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{PC10}-\mathrm{PC} 0 \leftarrow \mathrm{~L} 10-\mathrm{L} 0$; if CF = "1" |
| Description: | If CF is "1," PC10 to PC0 of the program counter are replaced with the data specified by L10 to L0 and a jump occurs. If the CF is "0," the program counter (PC) is incremented. |

Instruction Set Table 2, continued



Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOV MFP, \#I | Modulation Frequency Pulse generator |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Machine Code: | 00 | 0 | 10 | $0 \quad 10$ | 17 | $16 \quad 15$ | 4 1312 | 11 |  |
| Machine Cycle: Operation: | $1$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Description: | If the bit 2 of MR1 is " 0, " the waveform specified by 17 to 10 is delivered at the MFP output pin (MFP). The relation between the waveform and immediate data 1 areas follows: |  |  |  |  |  |  |  |  |
|  | 15~10 |  | $10=1$ | I1 = 1 | $12=1$ | $13=1$ | $14=1$ | $15=1$ |  |
|  | Signal |  | $\frac{\text { Fosc }}{256}$ | $\frac{\text { Fosc }}{512}$ | $\frac{\text { Fosc }}{4096}$ | $\frac{\text { Fosc }}{8192}$ | $\frac{\text { Fosc }}{16384}$ | $\frac{\text { Fosc }}{32768}$ |  |
|  | 17 |  | 16 | Signal |  |  |  |  |  |
|  | 0 |  | 0 | Low |  |  |  |  |  |
|  | 0 |  | 1 | High |  |  |  |  |  |
|  | 1 |  | 0 | Fosc/16 |  |  |  |  |  |
|  | 1 |  | 1 | Fosc/8 |  |  |  |  |  |
| MOV MRO, \#I | Load immediate data to Mode Register 0 (MR0) |  |  |  |  |  |  |  |  |
| Machine Code: |  |  |  |  |  |  |  |  |  |
| Machine Cycle: | 1 |  |  |  |  |  |  |  |  |
| Operation: | MRO $\leftarrow 1$ |  |  |  |  |  |  |  |  |
| Description: | The immediate data I are loaded to the MRO. MR0 bits description: |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  | bit 0 | $=0$ The fundamental frequency of Timer 0 is Fosc/4 <br> $=1$ The fundamental frequency of Timer 0 is Fosc/1024 |  |  |  |  |  |  |  |
|  | bit 1 | Reserved |  |  |  |  |  |  |  |
|  | bit 2 | Reserved |  |  |  |  |  |  |  |
|  | bit 3 | $=0$ Timer 0 stop down-counting <br> $=1$ Timer 0 start down-counting |  |  |  |  |  |  |  |



Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOVA R, RB | Input RB port data to ACC \& R |
| :---: | :---: |
| Machine Code: | 0 1 0 1 1 0 1 1 <br> 1       R6 |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RB}]$ |
| Description: | The data on port RB are loaded into the data memory location addressed by R6 to R0 and the ACC. |
| Flag Affected: | ZF |
| MOVA R, RC | Input RC port data to ACC \& R |
| Machine Code: | 0 1 0 0 1 0 1 10 R6 |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RC}]$ |
| Description: | The input data on input port RC are loaded into the data memory location addressed by R6 to R0 and the ACC. |
| Flag Affected: | ZF |
| MOVA R, RD | Input RD port data to ACC \& R |
| Machine Code: | 0 1 0 0 1 0 1 11 R6 R5 R4 R3 |
| Machine Cycle: | 1 |
| Operation: | ACC , R [ [RD] |
| Description: | The input data on input port RD are loaded into the data memory location addressed by R6 to R0 and the ACC. |
| Flag Affected: | ZF |


| MOV R, WR | Move WR content to R |
| :---: | :---: |
| Machine Code: Machine Cycle: Operation: <br> Description: | 1 1 1 1 1 W3 W2 W1 <br> W0 R6 R5 R4 R3 R2 R1 R0 <br> 1 $\mathrm{R} \leftarrow(\mathrm{WR})$ <br> The contents of the WR are loaded to the data memory location addressed by R6 to R0. |
| MOV R, \#I | Load immediate data to $\mathbf{R}$ |
| Machine Code: Machine Cycle: Operation: Description: | $\square$ $R \leftarrow 1$ <br> The immediate data I are loaded to the data memory location addressed by R6 to R0. |
| MOV RA, R | Output R content to RA port |
| Machine Code: | 0 1 0 1 1 0 1 0 <br> 0 R6 R5 R4 R3 R2       |
| Machine Cycle: | 1 |
| Operation: | $[R A] \leftarrow(R)$ |
| Description: | The data in the data memory location addressed by R6 to R0 are output to port RA. |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued

| MOV TM1L, R | Move R contents to TM1L |
| :---: | :---: |
| Machine Code: | $\begin{array}{lllllllll}0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0\end{array}$ |
| Machine Cycle: | 1 |
| Operation: | TM1L $\leftarrow(\mathrm{R})$ |
| Description: | The contents of the data memory location addressed by R6 to R0 are loaded into the TM1L. |
| MOV TM1H, R | Move R contents to TM1H |
| Machine code: | 0 0 0 1 0 1 0 1 <br> 1        |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{TM1H} \leftarrow(\mathrm{R})$ |
| Description: | The contents of the data memory location addressed by R6 to R0 are loaded into the TM1H. |
| MOV WR, LCDR | Load LCDR content to WR |
| Machine Code: | 0 1 0 0 0 1 1 D4 <br> D3        |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{WR} \leftarrow(\mathrm{LCDR})$ |
| Description: | The contents of the LCD data RAM location addressed by D4 to D0 are loaded to the WR. |
| MOV WR, R | Move R content to WR |
| Machine Code: | $\begin{array}{lllllllllll}1 & 1 & 1 & 0 & 1 & \text { W3 W2 W1 }\end{array}$ |
| Machine Cycle: | 1 |
| Operation: | $\mathrm{WR} \leftarrow(\mathrm{R})$ |
| Description: | The contents of the data memory location addressed by R6 to R0 are loaded to the WR. |

Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued


Instruction Set Table 2, continued



Instruction Set Table 2, continued


Instruction Set Table 2, continued




Instruction Set Table 2, continued




Instruction Set Table 2, continued


## PACKAGE DIMENSION

## 64-Lead QFP ( $14 \times 20 \times 2.75 \mathrm{~mm}$ footprint 4.8 mm )



W741L250
Milinbond
Notes:

## Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792766
http://www.winbond.com.tw/
Voice \& Fax-on-demand: 886-2-27197006
Winbond Electronics (H.K.) Ltd. Winbond Electronics North America Corp.
Rm. 803, World Trade Square, Tower II, Winbond Memory Lab.
123 Hoi Bun Rd., Kwun Tong,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

Winbond Microelectronics Corp.
Winbond Systems Lab.
2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 408-9436666
FAX: 408-5441798

## Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-27190505
FAX: 886-2-27197502

